

IBM's Power11 Processor

Hot Chips 2025
August 24-26, 2025

William Starke




IBM Power is

- Mission Critical Reliability & Security
- Robust Scaling: Small Business to World's Largest Enterprises
- Massive Data Centric / Highly Virtualized
- Flexible Deployment: On-prem, Hybrid, Public Cloud
- Workload Modernization / AI Infusion
- System-Focused, not Socket-Focused


IBM Power Processor Roadmap

POWER8




Powerful SMT8 Core
Enterprise Scaling
Big Data Optimized
Agnostic Memory

POWER9




Modular Core Design
Accelerator Attach
 (NVlink, OpenCAPI)
Data Plane Bandwidth
DDR & CDIMM Memory

Power10




Core / Thread Strength
Socket Performance
In-Core AI Acceleration
Efficiency / Sustainability
HW Accelerated Security

Power11



Core / Thread Strength
Socket Performance
Enterprise Scaling
Energy Optimization
Improved up-time
Full Breadth AI

Power Future



(Under development)

IBM Power11 Product Launch

d Engineer,
Processor Architect

IBM

Bill Starke
Distinguished Engineer,
IBM Power Processor Architect




From Power10 to Power11...

Power10 Architecture:



- Tremendously Successful

Enterprise
Foundation




- Robust Enterprise Scaling
- Consolidation / Pooling
- Reliability / Security
- Core / Thread Strength
- Energy Efficiency

From Power10 to Power11...



Enterprise Foundation


Robust Enterprise Scaling
Consolidation / Pooling
Reliability / Security
Core / Thread Strength
Energy Efficiency



From Power10 to Power11...

Power10 Architecture:

- Tremendously Successful
- Ahead of its time for AI Infusion



From Power10 to Power11...

Power10 Architecture:

- Tremendously Successful
- Ahead of its time for AI Infusion

AI Infusion

In-Core AI acceleration
Data Plane Bandwidth
OMI Memory Bandwidth


System Composability: PowerAXON & Open Memory Interfaces

Powerful Core : AI Infused Bandwidth and Compute

BYTES

2x Bytes from all sources (OMI, L3, L2, L1 caches*)

- 4 32B loads, 2 32B stores per SMT8 Core
 - New ISA or fusion
 - Thread max 2 32B loads, 1 32B store
- OMI Memory to one Core
 - 256 GB/s peak, 120 GB/s sustained
 - With 3x L3 prefetch and memory prefetch extensions



FLOP

2x Bandwidth matched SIMD*

- 8 independent SIMD engines per Core
 - Fixed, float, permute


4-32x Matrix Math Acceleration*

- 4 512b engines per core = 2048b results / cycle
 - Matrix math outer products: $A \leftarrow \{\pm\}A \{\pm\}XY^T$
 - Double, Single, Reduced precision


Rank	Operand Type (X,Y)				Peak [FL]OPS / cycle		
	Type	X	Y ^T	A	Instruction	Thread	SMT8 Core
1	Float-64 DP	4x1	1x2	4x2 (Fp-64)	16	32	64
	Float-32 SP	4x1	1x4		32	64	128
2	Float-16 HP	4x2	2x4	4x4 (Fp-32)	64	128	256
	Bfloat-16 HP	4x2	2x4				
4	Int-16	4x2	2x4		128	256	512
	Int-8	4x4	4x4	4x4 (Int-32)			
8	Int 4	4x8	8x4		256	512	1024

* versus POWER9


IBM POWER10



PowerAXON corner
4x8 @ 32 GT/s



Built on best-of-breed
Low Power, Low Latency,
High Bandwidth
Signaling Technology



OMI edge
8x8 @ 32 GT/s


6x bandwidth / mm²
compared to DDR4
signaling

IBM POWER10

From Power10 to Power11...

Power10 Architecture:


- Tremendously Successful
- Ahead of its time for AI Infusion




From Power10 to Power11...

2-Socket System: 50% More Cores @ Higher Clock Speed


Largest System: 4.0 GHz ➡ 4.3 GHz (with More Cores)




Density vs **Speed**




Samsung Foundries
5nm vs **Enhanced 7nm?**




2.5D ISC Architecture



Samsung iCube Si Interposer technology



Chip Architecture




System Thermal
Innovation




From Power10 to Power11... Relative Performance Growth (rPerf)

(rPerf score is based on weighted composite of multiple enterprise workloads: IBM's formal means of communicating capacity planning data to Power Systems clients)


System	Sockets	Form Factor	Power10	Power11	Growth
S1122	2 DCMs	19" x 2U	1024	1532	50%
S1124	2 DCMs	19" x 4U	1331	1737	31%
E1150	4 DCMs	19" x 4U	2689	3504	30%
E1180	16 SCMs	19" x 22U	7999	9141	14%




Density vs **Speed**




Samsung Foundries
5nm vs **Enhanced 7nm?**





2.5D ISC Architecture




Samsung iCube Si Interposer technology



Chip Architecture




System Thermal
Innovation



From Power10 to Power11...

Power10 Architecture:


- Tremendously Successful
- Ahead of its time for AI Infusion




From Power10 to Power11...

Power10 Architecture:



- Tremendously Successful
- Ahead of its time for AI Infusion




From Power10 to Power11... Strength of OMI Memory Architecture



From Power10 to Power11... Strength of OMI Memory Architecture




From Power10 to Power11... Strength of OMI Memory Architecture




Typical Industry
Direct Attach Memory

4x Bandwidth / Processor!
4x Capacity / Processor!




IBM POWER
Hierarchical Buffered
Memory

From Power10 to Power11... Strength of OMI Memory Architecture




Typical Industry
Direct Attach Memory

4x Bandwidth / Processor!
4x Capacity / Processor!




IBM POWER
Hierarchical Buffered
Memory



OMI D-DIMM


From Power10 to Power11... Strength of OMI Memory Architecture



Typical Industry
Direct Attach Memory

Differential, ultra-high bandwidth signaling
running packetized, replayable, steerable,
agnostic, high-level OMI semantics from
processor to laminate to motherboard
to DIMM Connector to DIMM to buffer chip
(Excellent bandwidth and Signal Integrity!)

4x Bandwidth / Processor!
4x Capacity / Processor!
Superior Reliability!




IBM POWER
Hierarchical Buffered
Memory

DDR DRAM single-ended
signaling running contained
to DIMM (dual port fan-out)
(Bandwidth, Capacity,
Signal Integrity!)



OMI D-DIMM


From Power10 to Power11... Strength of OMI Memory Architecture



Typical Industry
Direct Attach Memory

Differential, ultra-high bandwidth signaling
running packetized, replayable, steerable,
agnostic, high-level OMI semantics from
processor to laminate to motherboard
to DIMM Connector to DIMM to buffer chip
(Excellent bandwidth and Signal Integrity!)

4x Bandwidth / Processor!
4x Capacity / Processor!
Superior Reliability!



IBM POWER
Hierarchical Buffered
Memory


DDR DRAM single-ended
signaling running contained
to DIMM (dual port fan-out)
(Bandwidth, Capacity,
Signal Integrity!)

Spare DRAMs
(Reliability!)

DIMM Connector
(Protocol provides Resiliency!)

OMI D-DIMM


From Power10 to Power11... Strength of OMI Memory Architecture



Typical Industry
Direct Attach Memory

Differential, ultra-high bandwidth signaling
running packetized, replayable, steerable,
agnostic, high-level OMI semantics from
processor to laminate to motherboard
to DIMM Connector to DIMM to buffer chip
(Excellent bandwidth and Signal Integrity!)

OMI port: 9x Bandwidth
per processor chip
edge area vs DDR
(Efficient Connectivity!)



IBM POWER
Hierarchical Buffered
Memory


DDR DRAM single-ended
signaling running contained
to DIMM (dual port fan-out)
(Bandwidth, Capacity,
Signal Integrity!)

4x Bandwidth / Processor!
4x Capacity / Processor!
Superior Reliability!
9x Processor Area Value!


Spare DRAMs
(Reliability!)

DIMM Connector
(Protocol provides Resiliency!)

OMI D-DIMM




From Power10 to Power11... Strength of OMI Memory Architecture



Typical Industry
Direct Attach Memory

Differential, ultra-high bandwidth signaling
running packetized, replayable, steerable,
agnostic, high-level OMI semantics from
processor to laminate to motherboard
to DIMM Connector to DIMM to buffer chip
(Excellent bandwidth and Signal Integrity!)

OMI port: 9x Bandwidth
per processor chip
edge area vs DDR
(Efficient Connectivity!)



IBM POWER
Hierarchical Buffered
Memory

DDR DRAM single-ended
signaling running contained
to DIMM (dual port fan-out)
(Bandwidth, Capacity,
Signal Integrity!)

4x Bandwidth / Processor!
4x Capacity / Processor!
Superior Reliability!
9x Processor Area Value!
Technology Agnostic!!!

Spare DRAMs
(Reliability!)

DIMM Connector
(Protocol provides Resiliency!)

OMI D-DIMM




Major Eras in Computing

The Future

The Clock Speed Era

The Multi-core Era

The Acceleration Era?



The Memory Era?




Phases of Processor / System History


**How will the Classic
Von-Neumann bottleneck
Manifest in the AI Era?**

From Power10 to Power11... Strength of OMI Memory Architecture

2021



2025




From Power10 to Power11...

Power10 Architecture:

- Tremendously Successful
- Ahead of its time for AI Infusion


Going to 11




From Power10 to Power11... Accelerated AI: Large Models & Tuning

Inference Large Inference Fine Tuning Training


POWER9




Power10




Power11



In-Core MMA




In-Core MMA



External Spyr Accelerator



External



From Power10 to Power11...


Power10 Architecture:

- Tremendously Successful
- Ahead of its time for AI Infusion

Power11 Architecture:

- Strong Foundation
- Multi-faceted Extend
- System of Hot Chip(s):


Power11, Odyssey, Spyre




IBM Power Processor Roadmap – Beyond Power11




Powerful SMT8 Core
Enterprise Scaling
Big Data Optimized
Agnostic Memory




Modular Core Design
Accelerator Attach
(NVlink, OpenCAPI)
Data Plane Bandwidth
DDR & CDIMM Memory



Core / Thread Strength
Socket Performance
In-Core AI Acceleration
Efficiency / Sustainability
HW Accelerated Security




Core / Thread Strength
Socket Performance
Enterprise Scaling
Energy Optimization
Improved up-time
Full Breadth AI



(Under development)

IBM Power Processor Roadmap – Beyond Power11

- **Moore's Law Challenge: Silicon Scaling is Slowing**
- **Industry shift: Leverage Packaging: Chiplets, 3D**




- **Several years back we assessed for Power ...**

System Focus vs Socket Focus

- Full System (Socket-escape) Bandwidth vs Intra-socket Bandwidth
- Distance Signaling vs Low-power (Edge-to-edge) Signaling
- End-to-end Latency vs Computational Density
- Coherent Sharing & Pooled Capacity vs Clustering



Power Future



(Under development)

IBM Power Processor Roadmap – Beyond Power11

- **Moore's Law Challenge: Silicon Scaling is Slowing**
- **Industry shift: Leverage Packaging: Chiplets, 3D**



Strong Value for Power Roadmap: Multiple generations into Future

- 1) 3x Silicon per Socket (small chiplets with room to grow)
- 2) Manufacturing Yield Synergies
- 3) Ability to maintain Strong Bandwidth across Chiplets
- 4) OMI Memory Beachfront Efficiency → Enable High Bandwidth SMP/IO Interfaces
- 5) Substantial Latency Reduction / Topology Synergy: Continued Robust Scaling
- 6) Long-term Development Efficiency and Flexibility